

CLAIMS

What is claimed is:

- 1 1. A variable attenuator for controllably attenuating
2 an AC signal comprising:
3 a plurality of alternate series and shunt variable
4 resistors coupled between a variable attenuator input and a
5 variable attenuator output, each variable resistor having at
6 least one field effect transistor (FET) having a body, a
7 source, a drain and a gate, with parasitic capacitances
8 between the gate and source, the gate and drain, the source
9 and body and the drain and body, the parasitic capacitances
10 providing respective parasitic impedances at the frequencies
11 of the AC signal;
12 the body of each FET being coupled to a circuit
13 reference through a respective resistance having an impedance
14 higher than the parasitic impedances to the body;
15 the gate of each FET being coupled to a respective
16 control voltage through a respective resistance having an
17 impedance higher than the parasitic impedances to the gate;
18 each FET being biased to operate in its linear region;
19 and
20 a FET gate control circuit controlling the gate of each
21 field effect device responsive to an attenuator control
22 signal, the FET gate control turning on the FETs in the shunt

23 variable resistors and turning off the FETs in the series
24 variable resistors progressively and at predetermined rates
25 to monotonically increase the attenuation of the AC signal
26 from a minimum to a maximum attenuation, and turning off the
27 FETs in the shunt variable resistors and turning on the FETs
28 in the series variable resistors progressively and at
29 predetermined rates to monotonically decrease the attenuation
30 of the AC signal from the maximum attenuation to the minimum
31 attenuation.

1 2. The attenuator of claim 1 wherein the reference
2 voltage is a circuit ground.

1 3. The attenuator of claim 1 wherein the attenuator is
2 a single ended attenuator.

1 4. The attenuator of claim 1 wherein the attenuator
2 is a differential attenuator.

1 5. The attenuator of claim 1 wherein the DC source-to-
2 drain voltages of the FETs are substantially zero.

1 6. The attenuator of claim 1 wherein each of the shunt
2 variable resistors comprises a FET in series with a resistor.

1 7. The attenuator of claim 1 wherein each of the
2 series variable resistor comprises a FET in parallel with a
3 resistor.

1 8. The attenuator of claim 1 wherein each of the shunt
2 variable resistors comprises a FET in series with a resistor
3 and each series variable resistor comprises a FET in parallel
4 with a resistor.

1 9. The attenuator of claim 8 further comprised of
2 second FETs, each in parallel with a respective shunt
3 variable resistor, each second FET being small in comparison
4 with the FETs in the series variable resistors and each being
5 controlled in unison with a FET in a series variable
6 resistor.

1 10. The attenuator of claim 8 further comprised of
2 second FETs, each in parallel with the FET in a series
3 variable resistor, each second FET being small in comparison
4 with the FETs in the shunt variable resistors and each being
5 controlled in unison with a FET in a shunt variable resistor.

1 11. The attenuator of claim 8 further comprised of
2 second FETs, each in series with a resistor, each series
3 combination of a second FET and a respective resistor being

4 coupled in parallel with the FET in a respective series
5 variable resistor.

1 12. The attenuator of claim 11 wherein each second FET
2 is large in comparison with the FETs in the shunt variable
3 resistors and each second FET being controlled in unison with
4 a FET in a shunt variable resistor.

1 13. The attenuator of claim 1 wherein the FET gate
2 control circuit comprises a voltage divider dividing a
3 reference voltage into a plurality of lower voltage
4 references, and a plurality of differential amplifiers, each
5 differential amplifier providing a differential output
6 responsive to the difference between a respective reference
7 and the attenuator control signal.

1 14. The attenuator of claim 13 wherein;
2 each differential amplifier comprises first and second
3 transistors, each having first and second terminals and a
4 control terminal, the conduction between the first and second
5 terminals being responsive to the voltage between the control
6 terminal and the first terminal, the first terminals of the
7 first and second transistors each being coupled to a current
8 source through a respective resistor, the second terminals of
9 the first and second transistors each being coupled to a

10 respective current mirror, each current mirror being coupled
11 to a respective load resistor;

12 the voltages across the load resistors controlling the
13 FETS in the series and shunt variable resistors.

1 15. The attenuator of claim 14 wherein the first and
2 second transistors are FETs.

1 16. The attenuator of claim 14 wherein the first and
2 second transistors are bipolar junction transistors.

1 17. A variable resistor for use with an AC signal
2 having AC signal frequencies comprising:

3 a field effect transistor (FET) having a body, a source,
4 a drain and a gate, with parasitic capacitances between the
5 gate and source, the gate and drain, the source and body and
6 the drain and body, the capacitances having respective
7 impedances at the AC signal frequencies;

8 the body of the FET being coupled to a circuit reference
9 through a resistance having an impedance higher than the
10 impedance of the parasitic capacitances to the body;

11 the gate of the FET being coupled to a respective
12 control voltage through a respective resistance having an
13 impedance higher than the impedance of the gate;

14 the FET being biased to operate in its linear region.

1 18. The variable resistor of claim 17 further comprised
2 of a resistor coupled in parallel with the FET.

1 19. The variable resistor of claim 17 wherein the
2 reference voltage is a circuit ground.

1 20. The variable resistor of claim 17 wherein the DC
2 source-to-drain voltage of the FET is substantially zero.

1 21. A π -attenuator for use with an AC signal having AC
2 signal frequencies comprising having an input terminal, an
3 output terminal and a common terminal comprising:

4 a first variable resistor coupled between the input
5 terminal and the common terminal;

6 a second variable resistor coupled between the input
7 terminal and the output terminal;

8 a third variable resistor coupled between the output
9 terminal and the common terminal;

10 each variable resistor having a field effect transistor
11 (FET) having a body, a source, a drain and a gate, with
12 parasitic capacitances between the gate and source, the gate
13 and drain, the source and body and the drain and body, the
14 capacitances having respective impedances at the AC signal
15 frequencies;

16 the body of each FET being coupled to a circuit
17 reference through a respective resistance having an impedance
18 higher than the impedance of the parasitic capacitances to
19 the body;
20 the gate of each FET being coupled to a respective
21 control voltage through a respective resistance having an
22 impedance higher than the impedance of the respective gate;
23 the FETs each being biased to operate in its linear
24 region.

1 22. The π -attenuator of claim 21 wherein the reference
2 voltage is a circuit ground.

1 23. The π -attenuator of claim 21 wherein the DC source-
2 to-drain voltages of the FETs are substantially zero.

1 24. The π -attenuator of claim 21 wherein the second
2 variable resistor comprises a FET in parallel with a resistor
3 and the first and third variable resistors each comprise a
4 FET in series with a resistor.

1 25. The π -attenuator of claim 24 further comprised of a
2 fourth and fifth FETs, each in parallel with a respective one
3 of the first and third variable resistors, each of the fourth
4 and fifth FETs being small in comparison with the FET in the
5 second variable resistor.

1 26. The π -attenuator of claim 24 further comprised of a
2 fourth FET in parallel with the FET in the second variable
3 resistor, the fourth FET being small in comparison with the
4 FETs in the first and third variable resistors.

1 27. The π -attenuator of claim 24 further comprised of
2 second FETs, each in series with a resistor, each series
3 combination of a second FET and a respective resistor being
4 coupled in parallel with the FET in the second resistor.

1 28. The π -attenuator of claim 24 wherein each second
2 FET is large in comparison with the FETs in the first and
3 third variable resistors.

1 29. A T-attenuator for use with an AC signal having AC
2 signal frequencies comprising having an input terminal, an
3 output terminal and a common terminal comprising:

4 first and third variable resistors coupled in series
5 between the input terminal and the output terminal,
6 respectively;

7 a second variable resistor coupled between a node
8 between the first and third variable resistors and the common
9 terminal;

10 each variable resistor having a field effect transistor
11 (FET) having a body, a source, a drain and a gate, with

12 parasitic capacitances between the gate and source, the gate
13 and drain, the source and body and the drain and body, the
14 capacitances having respective impedances at the AC signal
15 frequencies;

16 the body of each FET being coupled to a circuit
17 reference through a respective resistance having an impedance
18 higher than the impedance of the parasitic capacitances to
19 the body;

20 the gate of each FET being coupled to a respective
21 control voltage through a respective resistance having an
22 impedance higher than the impedance of the respective gate;

23 the FETs each being biased to operate in their linear
24 region.

1 30. The T-attenuator of claim 29 wherein the reference
2 voltage is a circuit ground.

1 31. The T-attenuator of claim 29 wherein the DC source
2 drain voltages of the FETs are substantially zero.

1 32. A variable attenuator for controllably attenuating
2 an AC signal comprising:

3 a plurality of alternate series and shunt variable
4 resistors coupled between a variable attenuator input and a
5 variable attenuator output, each variable resistor having at

6 least one field effect transistor (FET) having a source, a
7 drain and a gate;
8 each FET being biased to operate in its linear region;
9 and
10 a FET gate control circuit controlling the gate of each
11 field effect device responsive to an attenuator control
12 signal, the FET gate control turning on the FETs in the shunt
13 variable resistors and turning off the FETs in the series
14 variable resistors progressively and at predetermined rates
15 to monotonically increase the attenuation of the AC signal
16 from a minimum to a maximum attenuation, and turning off the
17 FETs in the shunt variable resistors and turning on the FETs
18 in the series variable resistors progressively and at
19 predetermined rates to monotonically decrease the attenuation
20 of the AC signal from the maximum attenuation to the minimum
21 attenuation.

1 33. The attenuator of claim 32 wherein the DC source-
2 to-drain voltages of the FETs are substantially zero.

1 34. The attenuator of claim 32 wherein the FET gate
2 control circuit comprises a voltage divider dividing a
3 reference voltage into a plurality of lower voltage
4 references, and a plurality of differential amplifiers, each
5 differential amplifier providing a differential output

6 responsive to the difference between a respective reference
7 and the attenuator control signal.

1 35. The attenuator of claim 34 wherein;
2 each differential amplifier comprises first and second
3 transistors, each having first and second terminals and a
4 control terminal, the conduction between the first and second
5 terminals being responsive to the voltage between the control
6 terminal and the first terminal, the first terminals of the
7 first and second transistors each being coupled to a current
8 source through a respective resistor, the second terminals of
9 the first and second transistors each being coupled to a
10 respective current mirror, each current mirror being coupled
11 to a respective load resistor;
12 the voltages across the load resistors controlling the
13 FETS in the series and shunt variable resistors.

1 36. A variable resistor for use with an AC signal
2 having AC signal frequencies comprising:
3 a field effect transistor (FET) having a source, a drain
4 and a gate;
5 a resistance having a first end coupled to the source
6 and a second end coupled to the drain;
7 a control signal being coupled to the gate;
8 the FET being biased to operate in its linear region.

1 37. The variable resistor of claim 36 wherein the DC
2 source-to-drain voltages of the FETs are substantially zero.

1 38. A π -attenuator for use with an AC signal having AC
2 signal frequencies comprising having an input terminal, an
3 output terminal and a common terminal comprising:
4 a first variable resistor coupled between the input
5 terminal and the common terminal;
6 a second variable resistor coupled between the input
7 terminal and the output terminal;
8 a third variable resistor coupled between the output
9 terminal and the common terminal;
10 each variable resistor having a field effect transistor
11 (FET) having a body, a source, a drain and a gate;
12 the FETs each being biased to operate in its linear
13 region.

1 39. The π -attenuator of claim 38 wherein the DC source-
2 to-drain voltages of the FETs are substantially zero.

1 40. A T-attenuator for use with an AC signal having AC
2 signal frequencies comprising having an input terminal, an
3 output terminal and a common terminal comprising:

4 first and third variable resistors coupled in series
5 between the input terminal and the output terminal,
6 respectively;
7 a second variable resistor coupled between a node
8 between the first and third variable resistors and the common
9 terminal;
10 each variable resistor having a field effect transistor
11 (FET) having a body, a source, a drain and a gate, with
12 parasitic capacitances between the gate and source;
13 the FETs each being biased to operate in their linear
14 region.

1 41. The T-attenuator of claim 40 wherein the DC source-
2 to-drain voltages of the FETs are substantially zero.